Sources of noise such as quantization, introduce ran domness into Register Transfer Level (RTL) designs of Mul tiple Input Multiple Output (MIMO) systems. Performance of these MIMO RTL designs is typically quantified by met rics averaged over simulations. In this paper, we introduce af ormal approach to compute these metrics with high con fidence. We define best, bounded and average case per formance metrics as properties in a probabilistic temporal logic. We then use probabilistic model checking to verify these properties for MIMO RTL and thereby guarantee the statistical performance. If a property fails, we show a char acterization of error. However, probabilistic model check ing is known to encounter the problem of state space ex plosion. With respect to the properties of interest, we show sound and efficient reductions that significantly improve the scalability of our approach. We illustrate our approach on diff erent non-trivial components of MIMO system designs.
Introduction
There is an ever growing demand to design reliable com munication links that operate at high data rates. The com munication and digital signal processing (DSP) systems in the physical layers of these links are required to be area and power efficient. Bit Error Rate (BER) is a commonly used performance metric for these systems. BER is an average measure of the probability with which a transmitted data bit is decoded in error. In wireless communication sys tems, BER requirements can be as low as 10 -7. MIMO systems [29] are designed to meet these requirements.
MIMO systems are complex and comprise a large num ber of digital components implemented at the RT Level. The process of making MIMO RTL designs meet the BER requirements is both time and resource-intensive. This is due to other criteria, such as area and power, that also need to be met. Therefore, it is desirable to have a methodol ogy where performance estimation of MIMO RTL can be performed quickly and with a high degree of confidence.
Performance metrics are inherently probabilistic in na ture due to the randomness introduced by corruption of the data signals that reach the receiver. The data is further 978-1-4244-7501-811 0/$26.00 ©201 0 IEEE 467
Shobha Vasudevan
Coordinated Science Laboratory
University of Illinois at Urbana-Champaign shobhav@illinois.edu corrupted in the receiver blocks due to internal fixed-point quantization errors. Conventionally, performance estima tion is done by performing Monte Carlo simulations [14] of MIMO RTL using random input vectors. Estimates that are reasonably accurate can be obtained by simulating the MIMO systems [12] over many cycles. This technique is time consuming and incomplete. FPGA implementations [20] and ASIC prototypes [4] provide accelerated simula tions, thereby speeding up performance estimation. How ever, both these methods involve significant overheads in terms of cost.
We propose a methodology that performs efficient per formance estimation for MIMO RTL by employing proba bilistic model checking. Model checking exhaustively ex plores all possible paths of a given length and therefore, the analysis of the design is complete and high in confidence.
MIMO RTL designs can be modeled as finite-state prob abilistic systems with discrete-time transitions. There fore, we represent them as Discrete-Time Markov Chains (DTMCs) [25] .
We define BER-like performance metrics that can be ex pressed as properties in Probabilistic Computational Tree Logic (pCTL) [13] . In addition to average case, we also define best case and worst case performance metrics. This set of metrics can be used to rigorously analyze the error related performance of the design, as compared to using only an average case metric.
We then use PRISM [15] , a probabilistic model checking engine, to verify the pCTL properties on the DTMC mod els. This formally guarantees the statistical performance of MIMO RTL designs. When a pCTL property fails, it im plies that the design does not meet a specified performance requirement. We present a diagnostic mechanism to local ize the source of errors. However, probabilistic model checking tools are known to encounter the problem of state space explosion. We ad dress this by identifying reductions that preserve the proba bilistic behavior of the system with respect to the properties of interest. We show that these property-preserving reduc tions are sound by using a probabilistic bisimulation [18] argument. Although these reductions are specific to the domain of communication systems, they are not restrictive since they can be generically applied to a broad class of de- signs within this domain. Therefore, our contributions in this work are as follows.
• We describe a framework in which MIMO RTL de signs, including channel noise and quantization errors, are represented as DTMC models.
• We provide a technique for performance estimation that is quick, rigorous and high-confidence, by using probabilistic model checking over state-of-the-art sim ulation techniques.
• We present a more comprehensive set of performance metrics as compared to BER that can modeled as prop erties in a probabilistic model checker. When a prop erty fails, we outline an error detection and diagnosis mechanism.
• We introduce sound and effective property-preserving reductions and identify classes of MIMO components to which they can be generically applied.
We illustrate our technique on seminal components of a MIMO system (Figure 1 ), using a Viterbi decoder [10] and MIMO detector [12] as case studies.
The reliability of communication systems can be mod eled as a function of error-related performance metrics of the physical layer [28] [19] . BER itself can be defined as a reliability metric for data communication links [11] .
Such analyses can benefit immensely from our methodol ogy, since we provide formal guarantees of the performance of hardware that can be used to accurately compute the re liability of the system.
Related work
There exists a slew of techniques [21] [9] [27] that for mally analyze the performance of communication systems. Probabilistic model checking has also been employed to es timate performance metrics for these systems [17] . How ever, these metrics are computed for communication models of the higher system layers, such as packet transmission in the network layer and protocols in the data link layer. These models abstract out the functionality of the lower physical layer. Therefore, the performance of the underlying hard ware cannot be formally analyzed.
For hardware designs, Markov chains have frequently been used to compute high level system performance and 978-1-4244-7501-8/1 0/$26.00 ©201 0 IEEE 468
power [24] . These models do not represent details of the hardware implementation that are required to compute bit error-related performance. Markov chains have also been used at a circuit level, to design circuits with high error tolerance [22] and to analyze stability [6] . However, these models provide an excess of detail. Therefore, they restrict the size of the systems that can be analyzed.
In [23] , the authors use the probabilistic model checking tool PRISM to evaluate the reliability of defect-tolerant sys tems. However, the evaluation is restricted to gate-level de scriptions of the systems. The defects in gate functionality are considered to be stochastic in nature. We analyze the performance of RTL designs. RTL de sign is a common point-of-entry for digital hardware de signers. These designs are bit and cycle-accurate descrip tions of the digital hardware blocks. Therefore, in addition to the errors caused by external data-corrupting factors, we are able to capture the errors introduced by quantization of data within the internal structure of the blocks.
The authors in [2] obtain analytical expressions for the errors introduced in RTL due to internal quantization of data. However, this approach is intractable for complex MIMO designs. Moreover, the analytical expressions do not model the probabilistic nature of errors that are caused by external data corruption.
The Mobius tool [5] provides a flexible formalism that can be used to model and formally analyze probabilistic sys tems. However, we find that several extraneous variables need to be introduced into the model to represent correct RTL functionality. Therefore, the scalability afforded by this tool is limited.
To the best of our knowledge, ours is the first work that deals with probabilistic model checking of communication systems at RT Level for error-related performance estima tion.
Error modeling
In a communication system with digital blocks in the re ceiver, an Analog to Digital Converter (ADC) first trans lates the received analog signals into bits by discretizing it in time (sampling). Digital blocks can represent data only using finite precision, i.e a finite number of bits. Therefore, the received samples are discretized in value (quantization) as well. The digital blocks in the receiver then process these quantized samples to decode the transmitted bit. A bit error is said to occur if the decoded bit does not match the actual transmitted data bit. In this work, we confine our analysis to the digital blocks by assuming knowledge of the statistical performance of analog blocks I. However, imperfections such as thermal fluctuations in current and voltage and timing errors of the ADC sampler, are present in the circuitry preceding the receiver. Collec tively, these imperfections constitute a noise that corrupts the received sample. The corrupted sample may be mapped to a quantization level that deviates from the correct level depending on the value of noise, as shown in Figure 2 . For a sufficiently high value of noise, the decoded bit computed using the corrupted quantization level may be in error. Such bit errors occur due to the corruption of the data before it is processed by the receiver and are called external data cor ruption errors. These type of bit errors are not caused due to data corruption within the digital blocks of the receiver.
Data processed by the receiver is represented internally using a finite number of bits. The area and power consumed by digital blocks is proportional to the number of such bits. Therefore, it is advantageous to reduce the total number of bits that are used. However, the reduction of bits results in a loss of precision of data. we use a bit-accurate RTL description, we are able to cap ture these internal errors in addition to the external errors.
Noise is modeled as a large number of small circuit im perfections that are lumped together by the Central Limit Theorem. Noise is commonly represented as a single ran dom variable, with a zero-mean Gaussian distribution [26] , that is added to an uncorrupted received sample. This is called an Additive White Gaussian Noise (AWGN) model.
Signal-to-Noise Ratio (SNR) represents the level of the uncorrupted signal relative to that of the noise. For high values of SNR, the noise is insignificant compared to the signal, resulting in a low BER. Given the SNR, the shape of the Gaussian distribution can be determined. The area of the shaded region in Figure 2 can be computed. This is equal to the probability that the corresponding quantization level is processed by the receiver.
The processing of data by the blocks in the receiver is deterministic, i.e. for a given quantization level the decoded bit is always the same. We use a non-probabilistic function that maps each quantization level to bit errors. This func tion represents the functionality of the receiver blocks and accounts for the precision of internal data. Therefore, our model represents bit errors that occur due to both external and internal data corruption.
In this work, we assume that the analog blocks exhibit ideal behavior. We also assume an AW GN model and a Bi nary Phase Shift Key (BPSK) signaling scheme [26] . How ever, our methodology is not limited to these assumptions.
Our Methodology
The steps involved in our methodology are: [25] .
We represent the target MIMO RTL design as a finite DTMC model. We assume that every transition of the DTMC model corresponds to a single time step (mod eled by an explicit clock in RTL). For a given SNR, we obtain the variance of the Gaussian distribution of noise. We use this to calculate the probability of a re ceived sample being mapped to a particular quantiza tion level which in tum can be used to label the transi tions of the DTMC model.
• Property specification: We define a set of BER-like performance metrics to rigorously analyze the error related performance of a system. We write pCTL prop erties corresponding to these metrics, as functions of the state variables in the DTMC model.
• Property-preserving reduction:
We determine property-preserving reductions by analyzing certain components of a MIMO system. We show that our reductions are sound with respect to the pCTL proper ties. We identify that these reductions can be extended to a large class of designs for checking the same prop erties.
• Probabilistic model checking: We use PRISM to ver ify the specified properties by rigorously analyzing the DTMC model. PRISM is a symbolic model checking tool that uses efficient algorithms and data structures based on binary decision diagrams (BDDs).
We explore the transitions of the DTMC until it reaches a steady state. A DTMC is said to have at tained a steady state when the probability of being in a state at any time step is independent of the both the time step and the initial state. Allfinite, irreducible, aperiodic DTMCs are guaranteed to reach a steady state [25] . We assume a commonly used fiat fading Rayleigh channel model [29] and obtain the probability distribution of the el ements of H.
We present the following case studies.
• Estimation of error properties of a Viterbi decoder
• Estimation of error properties of a MIMO detector
• Estimation of convergence properties of a Viterbi de coder
Estimation of error properties of a Viterbi decoder
In some channels, the received sample at any time step contains components from signals transmitted in adjacent steps. This interference can be mitigated using digital blocks, such as Viterbi decoders, in the receiver. We briefly describe the Viterbi algorithm [10] .
In this case study, we consider a transmitter whose out put at time step n is obtained by adding the data bit from the current time step, x[n], with the data bit from the previous time step (i.e. , x[n -1]). This system is defined to have a memory (m) equal to 1.
q[n] is the quantized sample at the receiver in time step n. By itself, q[n] is insufficient to determine the value of the actual data bit with a low probability of error. Therefore, the Viterbi decoder waits for the samples received in the next 978-1-4244-7501-8/1 0/$26.00 ©20 1 0 IEEE 470 L-l time steps before decoding the value of the data bit. Heuristically, selecting L greater than 5m is assumed to be sufficient for decoding the data bit with high confidence. In this example, we consider L=6. The Viterbi decoder maintains two internal states (0 and 1) corresponding to the possible data bits (0 and 1, respec tively) in each time step. We associate the variables prevO and prevl with the internal states 0 and 1, respectively. Since the data bit in each time step can be a 0 or a 1, a transition can occur from any one of the two internal states to another. Each transition is associated with a probability that is a function of q [n] . By comparing the transition prob abilities, the decoder assigns values to prevO and prevl that point to the corresponding most-probable previous in ternal state. For example, if internal state 0 is reached with a higher probability by a transition from internal state 1 than from internal state 0, the decoder assigns a value of 1 to prevO.
A trellis stage comprises the variables prevO and prevl corresponding to a single time step. In each time step, the Viterbi decoder stores the variables corresponding to the previous L-l trellis stages as well. Starting at one of the internal states, the decoder can traverse a path of length L through a sequence of previous internal states using the vari abies in the L trellis stages. This operation is called trace back. A path metric is the cost associated with a traceback path. We use pmO and pml to store the path metrics asso ciated with internal states 0 and 1, respectively. In each time step, the Viterbi decoder uses q[n] to com pute the internal state transition probabilities and then as sign values to prevO and prevl of the corresponding trel lis stage. The decoder then increments pmO and pml as a function of the the computed transition probabilities. The decoder chooses the internal state with the least correspond ing path metric, as the starting point for traceback. At the end of the traceback operation, the Viterbi decoder decodes the data bit. However, there is a decoding latency of L-l time steps. Therefore, to verify the correctness of the decoded bit in each time step, we need to keep track of the actual data bits corresponding to the previous L-l time steps.
We now describe, in detail, all the steps involved in our methodology.
DTMC modeling
A DTMC model M can be defined by a tuple (S, Tp). Si s the set of state variables of the model. Tp: • Data bit and path metrics: Xo is assigned a value of o or 1 with equal probabilities (equal to 0.5). Based on the SNR, a quantization level qo is probabilistically chosen. The probability distribution of qo for a given SNR can be computed by determining the areas of the shaded regions, as shown in Figure 2 . qo is used to obtain values of pmO and pm1, given by, (pmO',pm1',x�) = rp(pmO,pm1,xo)
where r p is a probabilistic function with the combined probabilities of Xo and qo. The probability of a transition from state M to another state M ' is equal to the probabil ity that Xo and qo are assigned their new values xG and q G , respectively. Since qo is an intermediate variable that we discard, we do not store it as a state variable. However, the required probability infonnation of qo can be recovered from pmO, pm1 and r p.
The remaining state variables are then assigned with non-probabilistic functions that do not affect the state tran sition probabilities.
• Transmitter: Fs computes the new values of prevO and prev 1 in the current trellis stage, as functions of the new path metrics pmO ' and pm1 ' . This is given by, (prevO�,prev1�) = Fs(pmO',pm1')
• Writeback: Values of variables denoting stage i of the trellis are written to those in stage i + 1. This action represents the entire trellis structure being advanced by one time step.
(prevO� + l' prev1� + 1' X� + l) = (prevOi, prev1i, Xi) (4) 
Property specification
We define the following BER-like metrics for T time steps and write the corresponding pCTL properties that we use in PRISM.
• PI (Best case error): P=? [G -s: T (!flag)]: Probability that no error occurs in any of the T steps.
• P2 (Average case error): R=? [I = T]: Probability that an error occurs at exactly the Tth step.
• P3 (Worst case error): P=? [F -s: T (flag>l)]: Prob ability that number of errors occurring in T steps is greater than a pre-determined value (value equal to 1, in this case).
Simulation-based techniques employ a counting process to estimate BER. Over T time steps, BER is computed as
Number of bit errors BER = ------

T (6)
For sufficiently large T, BER converges to a fixed value.
Therefore, BER is not a time-bounded metric. BER can then be interpreted as the probability of a bit error occurring at any time step.
We define P2 as a reward property that computes the ex pected instantaneous value of flag after exactly T transi tions (time steps) of the DTMC model. Therefore, P2 is equal to the probability of being in a state with flag=l (i. e. a bit error) in time step T. However, once the DTMC model attains a steady state, P2 is independent of the value of T. In Section 6, we demonstrate that our systems do attain a steady state and therefore, P2 computed using our method ology corresponds to the BER of the system. Since we use a simple reward model that assigns rewards of 0 or 1, we do not need to express P2 using the reward-based extension of pCTL [3] .
BER (and P2) is a measure of the average number of er rors in a system in steady state. For example, a BER of 10 -3 implies that on an average, 1 bit is in error in an ex ecution path that is 1000 time steps long. However, there may be transient execution paths of length 1000 that have either 0 errors (best case) or 10 errors (worst case). BER does not provide any information about the frequency with which these execution paths occur. Therefore, we define PI and P3.
In addition to average case (P2), we analyze best and worst case error scenarios. This enables us to make stronger claims regarding the error-related performance of MIMO RTL. The properties are checked by performing an exhaus tive exploration of all the possible paths of length T.
Property-preserving reduction
For error properties, it is sufficient to detennine whether a bit is in error or not. Reductions can be defined for checking error properties, that compute bit errors without actually de termining the values of the decoded bits. In such cases there is no comparison of values with the transmitted bits. There fore, in designs with decoding latency, variables storing past values of transmitted bits can be discarded from the model.
We obtain the reduced Viterbi decoder model M R by replacing the variables prevOi, prev1i and Xi (excluding xo) with the variables Ci and Wi (Figure 3) 
where FE R is a slightly modified version of FE from model M. MR does not have information to obtain the values of the decoded bits. However, flag in MR indicates the correct ness of the decoded bit, as in M. Through this reduction, the variables Xl to XL -I can be discarded. Therefore, the size of MR is smaller than that of M.
Proof of correctness
We need to show that MR is a probabilistic bisimulation of M. We prove this in two parts. In Part A, we establish that the variable based on which the error property is defined (i. e. , flag), is preserved by the reduction. In Part B, we show that MR also preserves the probabilistic behavior of M. We then employ the Strong Lumping Theorem [8] to complete the proof.
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All the states in M that are mapped to the same state in MR through the function Fabs, constitute an equivalence class [16] . Two states are in the same equivalence class if and only if they are equivalent under a given equivalence relation. Fabs is the equivalence relation that establishes a one-to-one correspondence between such an equivalence class in M and the corresponding state in MR (Figure 3) . We use JLR to refer to both a state in MR and the corre sponding equivalence class in M.
Part A: We need to prove that the value of flag assigned to a state in MR is the same as in the corresponding equiv alence class in M. We do this by verifying that Equations 5 and 10 are equivalent 2 . (JLR ----+ JL�). In our example, for each equivalence class JL�, JL' E JL� is a unique destination state that JL E JLR can transition to. We write the transition probability as,
"" E",;,
States in equivalent classes related by Fabs transition to the same set of equivalence classes related by Fabs and with the same probability distribution. According to the Strong Lumping Theorem, any quotient DTMC that com prises these equivalence classes as its states, is a probabilis tic bisimulation of M. In fact, MR is such a DTMC. Since r p is preserved by our abstraction, the associated probabil ities in Equation 13 also hold true for state transitions in MHo Therefore, MR is a probabilistic bisimulation of M for checking error properties.
Probabilistic model checking
We use PRISM to verify the properties PI, P2 and P3 on the reduced DTMC model MR.
5.2
Estimation of error properties of a �I�() detector
For the MIMO system in Equation 1, detectors estimate the most likely x, given the received vector y. This Max imum Likelihood (ML) MIMO detection algorithm can be expressed as, x = argmin Iy -Hs i (14) where x is the detected vector and s is a possible value of
We consider a 2x2 MIMO sytem with BPSK signals.
Therefore, each vector element Xi can be a 0 or a 1. The ML algorithm can be implemented as in [12] , x argmin(I Yl -hl1sl -h12S21 + I Y2 -h2lSl -h22S21 ) (15) where both Sl and S2 are elements of s and can have val ues of 0 and 1. We split Equation 15 further into real and imaginary parts, x argmin(I Yl , R -hl1 , R Sl -h12 , R S21 + I Yl , I -hl1 , ISl -h12 , IS21 + I Y2 , R -h2l , R Sl -h22 , R S21 + I Y2 , I -h2l , ISl -h22 , IS21) argmin(Ml , R + Ml , I + M 2 , R + M 2 , I) (16) where the metrics Ml , R .. M 2 , I are computed for each of the four possible values of the vector S. The argmin function determines that the most likely transmitted vector, x, is the vector s that corresponds to the least sum of metrics as in Equation 16 .
We construct the DTMC model for the MIMO detector, as in Section 5.1. We use the transmitted bit vector x and the real and imaginary parts of the elements of both y and H, as DTMC state variables. We determine x using Equa tion 16 and compare it with x to assign the value of flag.
We assume knowledge of the probability distributions of the elements of H and n (based on SNR). We combine this with Equation 1 and compute the probability distributions of the state variables. In our MIMO detector model, the values of the states variables in a time step are independent of their values in the previous time step. Therefore, the probabil ity of a transition from state fL to fL' is equal to the joint probability with which the state variables are assigned their values in /1/. We use the state variable flag to define the DTMC reward model.
Consider a state fLl of the DTMC model of the MIMO detector. The variables Yl , R, hl1 , R and h12 , R constitute the block that computes Ml , R (Figure 4) . Let us interchange the values of these variables with those of the correspond ing variables from the block that computes Ml , I (i.e. , Yl , h hl1 , I and h12 , I respectively). This new assignment of val ues corresponds to another state fL 2 of the DTMC.
From Equation 16 , we observe that the computation of x (and flag) is unaffected by the interchange operation be tween states fLl and fL 2 . We also observe that the probabilis tic assignments to the corresponding variables in the two blocks, are symmetrical. Therefore, the states fLl and fL 2 exhibit symmetrical probabilistic transitions. This proves that the blocks for the metrics Ml , R and Ml , I are symmet ric with respect to error properties that are defined based on flag. In fact, this is true across all the four blocks in the detector. In general, for any N RxNT MIMO detector, there are 2xN R symmetric blocks.
We employ symmetry reduction [16] to reduce the size of the DTMC model, as seen in Ta ble 2. MIMO designs that exhibit such symmetries, constitute a large class of sys tems where symmetry reduction can be applied. In this case study, we check only the average case property P2.
5.3
Estimation of convergence properties of a Viterbi decoder The Viterbi decoder performs the traceback operation starting from the internal state corresponding to the lowest path metric. In some cases, selecting the other internal state for traceback yields a conflicting decision of the decoded bit ( Figure 5 ). When traceback paths converge, the decoded bit is independent of the internal state selected as the starting point ( Figure 6 ). A convergent trellis stage is defined to be a stage where both prevO and prevl are assigned the same value (Fig  ure 7) . All traceback paths that pass through this stage are forced to proceed through the same previous internal state. Thereafter, there is only a traceback path resulting in one possible decision for the decoded bit. If at least one con vergent stage is encountered during a traceback of length L, the traceback paths are guaranteed to converge. Heuristi cally, a traceback length of around L=4m to L=5m is cho sen. However, these numbers appear to come more from empirical observations, rather than theory.
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Statei L-.. . To check for convergence of traceback paths, we use the DTMC model obtained in Section 5.1 and introduce a new variable count. In each state, the assignment of values to prevO and prevl correspond to the formation of a new trel lis stage. If this trellis stage is non-converging, we incre ment count by 1. We reset count to 0 for a convergent stage. When count exceeds L in a state, it implies that the previous L trellis stages are non-convergent. Therefore, the traceback paths do not converge and we set flag to l. We use flag to define the DTMC reward model. Similar to P2, we define the average case convergence property CI. In steady state, CI computes the probabil ity that a bit decoded in any time step has non-converging traceback paths. We write CI as R=? [I = TJ.
Reduction techniques are not just dependent on the type of the system, but also on the property to be checked. For the convergence property, we determine if a stage is conver gent based on the values of prevOa and prevIa. We also re quire r p to define the probabilistic transitions of these vari ables. Therefore, we need only the variables pmO, pml and Xa from the original model M. We discard the variables corresponding to the other L-l trellis stages, obtaining a smaller DTMC for model checking.
The proof of correctness for this reduction can be ex plained in a manner similar to that in Section 5.1A. Instead of Fabs, we now consider a refining function Fre! that map all states with the same values assigned to pmO, pml and Xa, to a unique equivalence class. Since r p is retained, the probabilistic behavior of the system is preserved by the re duction. The rest of the proof follows, defining Fre! as the equivalence relation.
Experimental Results
We perform our experiments on a 3 GHz, 3.25 GB ma chine. In all our experiments, we assume that the system variables are equal to 0 at the start of operation. We repre sent this by initializing all DTMC state variables to O.
For an SNR of 5dB, we check the error properties for the Viterbi model over T=300 time steps (Table 1 shows that almost all paths in this window have strictly more than 1 bit error. We can assign the initial state of the system to measure PI and P3 over any window of operation. PI, P2 and P3 together confirm the poor error-related performance of the system for the given SNR. Ta ble 2 shows the reduction factors achieved in the MIMO detector. We consider lx2 (SNR=8dB) and lx4 (SNR=12dB) MIMO ML detectors. In the lx4 detector, PRISM discards states that are reached with a probability less than 10-15 .
For checking convergence (L=8, SNR=8dB) of the Viterbi decoder, the reduced DTMC has only about 61,000 states. Compared to the original model, the number of states is reduced by several orders of magnitude. We are able to construct the DTMC and check CI within 120 seconds. We verify from Figure 8 that the probability of non-convergence decreases with traceback length and stabilizes past L=5m. PRISM performs a reachability analysis first and a fix point is achieved. The fixpoint is referred to as Reachability Iterations (RI). After this fixpoint, no new states are reached in further iterations. Ta bles 3, 4 and 5 show the computa tions of P2 and CI for different values of T. We observe that for values of T much greater than RI, the computed values do not change significantly. Once steady state is at tained, we consider P2 as the BER of the system. The 'SS' column in Ta bles 3, 4 and 5 show the exact val ues of P2 and CI computed using the steady-state solver in PRISM. We compare the computation times for the steady state solver with the model checking times of our time bounded approach. For the 1x4 MIMO detector, our time bounded model checking completes in less than 0.5 seconds for all values of T while the steady-state solver takes 53.27 seconds. In all experiments, we observe that our approach is faster than using the steady-state solver. Moreover, our results deviate only negligibly from the steady-state solu tions. For applications where performance evaluation is of- fline and not time-critical, either approach can be used.
We observe that the DTMC model for the Viterbi de coder is finite, irreducible and aperiodic. Therefore, the model is guaranteed to converge to a steady-state probabil ity distribution (Section 4). Although at a slower rate than for the MIMO detector, the computations for the Viterbi de coder converge reasonably quickly. To check error proper ties, all MIMO RTL designs will be represented as DTMC models of a similar structure. Therefore, a steady-state so lution is guaranteed, although the exact time steps required to attain this may vary.
The values computed in our approach closely match those obtained by performing simulations over a large num ber of time steps. We simulate 107 time steps to estimate a BER of 1.07x10-5 for the lx4 MIMO system in Ta ble 5.
We observe zero bit errors in 105 time steps. This clearly illustrates the efficiency of our approach as compared to simulation-based techniques, particularly for very low BER requirements.
Error characterization
We now outline an error diagnosis mechanism to charac terize the bit errors that resulted in a performance property failure.
Complex receiver designs comprise several components ( Figure I) . When the performance property at the receiver output fails, it implies that one or more of the individual components does not meet its corresponding performance requirement . We employ compositional reasoning [7] to identify such components.
For each identified component, we characterize the er rors as occurring due to either external or internal data cor ruption. We assume that the two types of errors do not mask each other.
Consider that the identified component has the quantized samples as inputs. All the DTMC states of the component where flag=1 are of interest to us. We employ probabilis tic model checking of the RTL DTMC model to compute the probabilistic distribution of the quantization levels (i.e. the component inputs) across these states. This is equal to the conditional probability distribution of the received quan tized sample given that the corresponding decoded bit is in error.
In the absence of internal data corruption, a correct quantization level will always result in a correct decoded bit. Therefore, if the conditional probability for the correct quantization level has a non-zero value, it implies that the data has been corrupted internally by the component. In this case, all bit errors are characterized as internal data cor ruption errors. Structural changes, such as increasing the precision of internal data representation, can be made to the component to remove these type of errors.
Bit errors that still occur after all the structural changes are characterized as external data corruption errors. If the component still fails to meet the performance requirement, the algorithm implemented by the RTL design needs to be modified.
In conclusion, we have introduced a formal methodology to guarantee statistical performance of communication sys tems, particularly a case study of MIMO RTL designs. In future work, we plan to incorporate error detection and di agnosis schemes for such systems as a part of our methodol ogy. Such techniques are generically applicable to this class of MIMO systems. For larger systems, we plan to explore a compositional approach. 
